Clik here to view.
Hynix and Spansion Join Forces
SK Hynix and Spansion have announced a strategic NAND alliance under which Hynix will serve as a foundry for low-density SLC NAND chips made for Spansion using Hynix’ advanced processing nodes. These...
View ArticleClik here to view.
Samsung’s View on Charge Trap Flash
At the Flash Memory Summit yesterday ES Jung, PhD, EVP & GM for the Samsung R&D Center, explained the inner workings of Samsung’s new V-NAND vertical NAND flash technology. I will shortly be...
View ArticleClik here to view.
3D NAND: Making a Vertical String
Let’s look at how one form of 3D NAND is manufactured. For this post we will explore the original design suggested by Toshiba at the IEEE’s International Electron Device Meeting (IEDM) in 2007. It’s...
View ArticleClik here to view.
3D NAND: Benefits of Charge Traps over Floating Gates
A prior post in this series (3D NAND: Making a Vertical String) discussed the difficulties of successfully manufacturing a charge trap flash bit. Still, Spansion, and now other flash makers, have...
View ArticleClik here to view.
How Do You Erase and Program 3D NAND?
Some of my readers have asked: “How is 3D NAND programmed and erased? Is it any different from planar NAND?” In a word: No. (Before I get too far into this allow me to admit that The Memory Guy...
View ArticleClik here to view.
3D NAND’s Impact on the Equipment Market
A very unusual side effect of the move to 3D NAND will be the impact on the equipment market. 3D NAND takes the pressure off of lithographic steps and focuses more attention on deposition and etch....
View ArticleClik here to view.
64-Layer 3D NAND Chips Revealed at ISSCC
This week both the Toshiba-Western Digital team and Samsung disclosed details of their 64-layer 3D NAND designs at the IEEE’s International Solid-State Circuits Conference (ISSCC). The Memory Guy...
View ArticleClik here to view.
Applied Materials Video Dramatizes 3D NAND Manufacture
In a little 3-minute video released this week for the SEMICON West conference, Applied Materials dramatizes the 3D NAND manufacturing process by using hailstorms for atomic level deposition (ALD) and...
View ArticleClik here to view.
The Invention of Charge Trap Memory – John Szedon
A significant transition has occurred over the past few years that many people don’t know about: Flash memory has moved almost wholesale from the floating gate bit cells, the process that they had...
View ArticleClik here to view.
Why 3D NAND is Stuck at 40nm
I recently was asked how much 3D NAND pitches had shrunk since the technology’s 2013 introduction. Samsung made a big to-do about using 40nm back in 2015, but the company and its competitors don’t...
View Article
